![]() |
STM32F769IDiscovery
1.00
uDANTE Audio Networking with STM32F7 DISCO board
|
macros to manage the specified RCC Flags and interrupts. More...
Macros | |
#define | __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) |
Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts). More... | |
#define | __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) |
Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts). More... | |
#define | __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) |
Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits. More... | |
#define | __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) |
Check the RCC's interrupt has occurred or not. More... | |
#define | __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) |
Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. More... | |
#define | RCC_FLAG_MASK ((uint8_t)0x1F) |
Check RCC flag is set or not. More... | |
#define | __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5) == 1)? RCC->CR :((((__FLAG__) >> 5) == 2) ? RCC->BDCR :((((__FLAG__) >> 5) == 3)? RCC->CSR :RCC->CIR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))!= 0)? 1 : 0) |
macros to manage the specified RCC Flags and interrupts.
#define __HAL_RCC_CLEAR_IT | ( | __INTERRUPT__ | ) | (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) |
Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.
<strong>INTERRUPT</strong> | specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:
|
Definition at line 1073 of file stm32f7xx_hal_rcc.h.
#define __HAL_RCC_CLEAR_RESET_FLAGS | ( | ) | (RCC->CSR |= RCC_CSR_RMVF) |
Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.
Definition at line 1092 of file stm32f7xx_hal_rcc.h.
#define __HAL_RCC_DISABLE_IT | ( | __INTERRUPT__ | ) | (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) |
Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).
<strong>INTERRUPT</strong> | specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values:
|
Definition at line 1059 of file stm32f7xx_hal_rcc.h.
#define __HAL_RCC_ENABLE_IT | ( | __INTERRUPT__ | ) | (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) |
Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts).
<strong>INTERRUPT</strong> | specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values:
|
Definition at line 1046 of file stm32f7xx_hal_rcc.h.
#define __HAL_RCC_GET_FLAG | ( | __FLAG__ | ) | (((((((__FLAG__) >> 5) == 1)? RCC->CR :((((__FLAG__) >> 5) == 2) ? RCC->BDCR :((((__FLAG__) >> 5) == 3)? RCC->CSR :RCC->CIR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))!= 0)? 1 : 0) |
Definition at line 1113 of file stm32f7xx_hal_rcc.h.
#define __HAL_RCC_GET_IT | ( | __INTERRUPT__ | ) | ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) |
Check the RCC's interrupt has occurred or not.
<strong>INTERRUPT</strong> | specifies the RCC interrupt source to check. This parameter can be one of the following values:
|
The | new state of INTERRUPT (TRUE or FALSE). |
Definition at line 1087 of file stm32f7xx_hal_rcc.h.
#define RCC_FLAG_MASK ((uint8_t)0x1F) |
Check RCC flag is set or not.
<strong>FLAG</strong> | specifies the flag to check. This parameter can be one of the following values:
|
The | new state of FLAG (TRUE or FALSE). |
Definition at line 1112 of file stm32f7xx_hal_rcc.h.