![]() |
STM32F769IDiscovery
1.00
uDANTE Audio Networking with STM32F7 DISCO board
|
Macros | |
#define | IS_CEC_SIGNALFREETIME(__SFT__) ((__SFT__) <= CEC_CFGR_SFT) |
#define | IS_CEC_TOLERANCE(__RXTOL__) |
#define | IS_CEC_BRERXSTOP(__BRERXSTOP__) |
#define | IS_CEC_BREERRORBITGEN(__ERRORBITGEN__) |
#define | IS_CEC_LBPEERRORBITGEN(__ERRORBITGEN__) |
#define | IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(__ERRORBITGEN__) |
#define | IS_CEC_SFTOP(__SFTOP__) |
#define | IS_CEC_LISTENING_MODE(__MODE__) |
#define | IS_CEC_MSGSIZE(__SIZE__) ((__SIZE__) <= 0x10) |
Check CEC message size. The message size is the payload size: without counting the header, it varies from 0 byte (ping operation, one header only, no payload) to 15 bytes (1 opcode and up to 14 operands following the header). More... | |
#define | IS_CEC_OWN_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0x7FFF) |
Check CEC device Own Address Register (OAR) setting. OAR address is written in a 15-bit field within CEC_CFGR register. More... | |
#define | IS_CEC_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xF) |
Check CEC initiator or destination logical address setting. Initiator and destination addresses are coded over 4 bits. More... | |
#define IS_CEC_ADDRESS | ( | __ADDRESS__ | ) | ((__ADDRESS__) <= 0xF) |
Check CEC initiator or destination logical address setting. Initiator and destination addresses are coded over 4 bits.
<strong>ADDRESS</strong> | CEC initiator or logical address. |
Test | result (TRUE or FALSE). |
Definition at line 720 of file stm32f7xx_hal_cec.h.
#define IS_CEC_BREERRORBITGEN | ( | __ERRORBITGEN__ | ) |
Definition at line 684 of file stm32f7xx_hal_cec.h.
#define IS_CEC_BRERXSTOP | ( | __BRERXSTOP__ | ) |
Definition at line 681 of file stm32f7xx_hal_cec.h.
#define IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION | ( | __ERRORBITGEN__ | ) |
Definition at line 690 of file stm32f7xx_hal_cec.h.
#define IS_CEC_LBPEERRORBITGEN | ( | __ERRORBITGEN__ | ) |
Definition at line 687 of file stm32f7xx_hal_cec.h.
#define IS_CEC_LISTENING_MODE | ( | __MODE__ | ) |
Definition at line 696 of file stm32f7xx_hal_cec.h.
#define IS_CEC_MSGSIZE | ( | __SIZE__ | ) | ((__SIZE__) <= 0x10) |
Check CEC message size. The message size is the payload size: without counting the header, it varies from 0 byte (ping operation, one header only, no payload) to 15 bytes (1 opcode and up to 14 operands following the header).
<strong>SIZE</strong> | CEC message size. |
Test | result (TRUE or FALSE). |
Definition at line 706 of file stm32f7xx_hal_cec.h.
#define IS_CEC_OWN_ADDRESS | ( | __ADDRESS__ | ) | ((__ADDRESS__) <= 0x7FFF) |
Check CEC device Own Address Register (OAR) setting. OAR address is written in a 15-bit field within CEC_CFGR register.
<strong>ADDRESS</strong> | CEC own address. |
Test | result (TRUE or FALSE). |
Definition at line 713 of file stm32f7xx_hal_cec.h.
#define IS_CEC_SFTOP | ( | __SFTOP__ | ) |
Definition at line 693 of file stm32f7xx_hal_cec.h.
#define IS_CEC_SIGNALFREETIME | ( | __SFT__ | ) | ((__SFT__) <= CEC_CFGR_SFT) |
Definition at line 676 of file stm32f7xx_hal_cec.h.
#define IS_CEC_TOLERANCE | ( | __RXTOL__ | ) |
Definition at line 678 of file stm32f7xx_hal_cec.h.