STM32F769IDiscovery  1.00
uDANTE Audio Networking with STM32F7 DISCO board
Macros
CEC Exported Macros
STM32F7xx_HAL_Driver » CEC

Macros

#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__)
 Reset CEC handle gstate & RxState. More...
 
#define __HAL_CEC_GET_FLAG(__HANDLE__, __FLAG__)    ((__HANDLE__)->Instance->ISR & (__FLAG__))
 Checks whether or not the specified CEC interrupt flag is set. More...
 
#define __HAL_CEC_CLEAR_FLAG(__HANDLE__, __FLAG__)    ((__HANDLE__)->Instance->ISR |= (__FLAG__))
 Clears the interrupt or status flag when raised (write at 1) More...
 
#define __HAL_CEC_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))
 Enables the specified CEC interrupt. More...
 
#define __HAL_CEC_DISABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__)))
 Disables the specified CEC interrupt. More...
 
#define __HAL_CEC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->IER & (__INTERRUPT__))
 Checks whether or not the specified CEC interrupt is enabled. More...
 
#define __HAL_CEC_ENABLE(__HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_CECEN)
 Enables the CEC device. More...
 
#define __HAL_CEC_DISABLE(__HANDLE__)    ((__HANDLE__)->Instance->CR &= ~CEC_CR_CECEN)
 Disables the CEC device. More...
 
#define __HAL_CEC_FIRST_BYTE_TX_SET(__HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_TXSOM)
 Set Transmission Start flag. More...
 
#define __HAL_CEC_LAST_BYTE_TX_SET(__HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_TXEOM)
 Set Transmission End flag. More...
 
#define __HAL_CEC_GET_TRANSMISSION_START_FLAG(__HANDLE__)   ((__HANDLE__)->Instance->CR & CEC_CR_TXSOM)
 Get Transmission Start flag. More...
 
#define __HAL_CEC_GET_TRANSMISSION_END_FLAG(__HANDLE__)    ((__HANDLE__)->Instance->CR & CEC_CR_TXEOM)
 Get Transmission End flag. More...
 
#define __HAL_CEC_CLEAR_OAR(__HANDLE__)    CLEAR_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_OAR)
 Clear OAR register. More...
 
#define __HAL_CEC_SET_OAR(__HANDLE__, __ADDRESS__)    SET_BIT((__HANDLE__)->Instance->CFGR, (__ADDRESS__)<< CEC_CFGR_OAR_LSB_POS)
 Set OAR register (without resetting previously set address in case of multi-address mode) To reset OAR, __HAL_CEC_CLEAR_OAR() needs to be called beforehand. More...
 

Detailed Description

Macro Definition Documentation

#define __HAL_CEC_CLEAR_FLAG (   __HANDLE__,
  __FLAG__ 
)    ((__HANDLE__)->Instance->ISR |= (__FLAG__))

Clears the interrupt or status flag when raised (write at 1)

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>FLAG</strong>specifies the interrupt/status flag to clear. This parameter can be one of the following values:
  • CEC_FLAG_TXACKE: Tx Missing acknowledge Error
  • CEC_FLAG_TXERR: Tx Error.
  • CEC_FLAG_TXUDR: Tx-Buffer Underrun.
  • CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
  • CEC_FLAG_TXBR: Tx-Byte Request.
  • CEC_FLAG_ARBLST: Arbitration Lost
  • CEC_FLAG_RXACKE: Rx-Missing Acknowledge
  • CEC_FLAG_LBPE: Rx Long period Error
  • CEC_FLAG_SBPE: Rx Short period Error
  • CEC_FLAG_BRE: Rx Bit Rising Error
  • CEC_FLAG_RXOVR: Rx Overrun.
  • CEC_FLAG_RXEND: End Of Reception.
  • CEC_FLAG_RXBR: Rx-Byte Received.
Return values
none

Definition at line 477 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_CLEAR_OAR (   __HANDLE__)    CLEAR_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_OAR)

Clear OAR register.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
none

Definition at line 583 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_DISABLE (   __HANDLE__)    ((__HANDLE__)->Instance->CR &= ~CEC_CR_CECEN)

Disables the CEC device.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
none

Definition at line 552 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_DISABLE_IT (   __HANDLE__,
  __INTERRUPT__ 
)    ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__)))

Disables the specified CEC interrupt.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>INTERRUPT</strong>specifies the CEC interrupt to disable. This parameter can be one of the following values:
  • CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
  • CEC_IT_TXERR: Tx Error IT Enable
  • CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
  • CEC_IT_TXEND: End of transmission IT Enable
  • CEC_IT_TXBR: Tx-Byte Request IT Enable
  • CEC_IT_ARBLST: Arbitration Lost IT Enable
  • CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
  • CEC_IT_LBPE: Rx Long period Error IT Enable
  • CEC_IT_SBPE: Rx Short period Error IT Enable
  • CEC_IT_BRE: Rx Bit Rising Error IT Enable
  • CEC_IT_RXOVR: Rx Overrun IT Enable
  • CEC_IT_RXEND: End Of Reception IT Enable
  • CEC_IT_RXBR: Rx-Byte Received IT Enable
Return values
none

Definition at line 519 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_ENABLE (   __HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_CECEN)

Enables the CEC device.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
none

Definition at line 546 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_ENABLE_IT (   __HANDLE__,
  __INTERRUPT__ 
)    ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))

Enables the specified CEC interrupt.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>INTERRUPT</strong>specifies the CEC interrupt to enable. This parameter can be one of the following values:
  • CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
  • CEC_IT_TXERR: Tx Error IT Enable
  • CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
  • CEC_IT_TXEND: End of transmission IT Enable
  • CEC_IT_TXBR: Tx-Byte Request IT Enable
  • CEC_IT_ARBLST: Arbitration Lost IT Enable
  • CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
  • CEC_IT_LBPE: Rx Long period Error IT Enable
  • CEC_IT_SBPE: Rx Short period Error IT Enable
  • CEC_IT_BRE: Rx Bit Rising Error IT Enable
  • CEC_IT_RXOVR: Rx Overrun IT Enable
  • CEC_IT_RXEND: End Of Reception IT Enable
  • CEC_IT_RXBR: Rx-Byte Received IT Enable
Return values
none

Definition at line 498 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_FIRST_BYTE_TX_SET (   __HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_TXSOM)

Set Transmission Start flag.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
none

Definition at line 558 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_GET_FLAG (   __HANDLE__,
  __FLAG__ 
)    ((__HANDLE__)->Instance->ISR & (__FLAG__))

Checks whether or not the specified CEC interrupt flag is set.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>FLAG</strong>specifies the flag to check.
  • CEC_FLAG_TXACKE: Tx Missing acknowledge Error
  • CEC_FLAG_TXERR: Tx Error.
  • CEC_FLAG_TXUDR: Tx-Buffer Underrun.
  • CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
  • CEC_FLAG_TXBR: Tx-Byte Request.
  • CEC_FLAG_ARBLST: Arbitration Lost
  • CEC_FLAG_RXACKE: Rx-Missing Acknowledge
  • CEC_FLAG_LBPE: Rx Long period Error
  • CEC_FLAG_SBPE: Rx Short period Error
  • CEC_FLAG_BRE: Rx Bit Rising Error
  • CEC_FLAG_RXOVR: Rx Overrun.
  • CEC_FLAG_RXEND: End Of Reception.
  • CEC_FLAG_RXBR: Rx-Byte Received.
Return values
ITStatus

Definition at line 456 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_GET_IT_SOURCE (   __HANDLE__,
  __INTERRUPT__ 
)    ((__HANDLE__)->Instance->IER & (__INTERRUPT__))

Checks whether or not the specified CEC interrupt is enabled.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>INTERRUPT</strong>specifies the CEC interrupt to check. This parameter can be one of the following values:
  • CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
  • CEC_IT_TXERR: Tx Error IT Enable
  • CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
  • CEC_IT_TXEND: End of transmission IT Enable
  • CEC_IT_TXBR: Tx-Byte Request IT Enable
  • CEC_IT_ARBLST: Arbitration Lost IT Enable
  • CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
  • CEC_IT_LBPE: Rx Long period Error IT Enable
  • CEC_IT_SBPE: Rx Short period Error IT Enable
  • CEC_IT_BRE: Rx Bit Rising Error IT Enable
  • CEC_IT_RXOVR: Rx Overrun IT Enable
  • CEC_IT_RXEND: End Of Reception IT Enable
  • CEC_IT_RXBR: Rx-Byte Received IT Enable
Return values
FlagStatus

Definition at line 540 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_GET_TRANSMISSION_END_FLAG (   __HANDLE__)    ((__HANDLE__)->Instance->CR & CEC_CR_TXEOM)

Get Transmission End flag.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
FlagStatus

Definition at line 577 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_GET_TRANSMISSION_START_FLAG (   __HANDLE__)    ((__HANDLE__)->Instance->CR & CEC_CR_TXSOM)

Get Transmission Start flag.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
FlagStatus

Definition at line 571 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_LAST_BYTE_TX_SET (   __HANDLE__)    ((__HANDLE__)->Instance->CR |= CEC_CR_TXEOM)

Set Transmission End flag.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
Return values
noneIf the CEC message consists of only one byte, TXEOM must be set before of TXSOM.

Definition at line 565 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_RESET_HANDLE_STATE (   __HANDLE__)
Value:
do{ \
(__HANDLE__)->gState = HAL_CEC_STATE_RESET; \
(__HANDLE__)->RxState = HAL_CEC_STATE_RESET; \
} while(0)
HAL_CEC_STATE_RESET
Definition: stm32f7xx_hal_cec.h:170

Reset CEC handle gstate & RxState.

Parameters
<strong>HANDLE</strong>CEC handle.
Return values
None

Definition at line 433 of file stm32f7xx_hal_cec.h.

#define __HAL_CEC_SET_OAR (   __HANDLE__,
  __ADDRESS__ 
)    SET_BIT((__HANDLE__)->Instance->CFGR, (__ADDRESS__)<< CEC_CFGR_OAR_LSB_POS)

Set OAR register (without resetting previously set address in case of multi-address mode) To reset OAR, __HAL_CEC_CLEAR_OAR() needs to be called beforehand.

Parameters
<strong>HANDLE</strong>specifies the CEC Handle.
<strong>ADDRESS</strong>Own Address value (CEC logical address is identified by bit position)
Return values
none

Definition at line 591 of file stm32f7xx_hal_cec.h.

Generated by   doxygen 1.8.11