![]() |
STM32F769IDiscovery
1.00
uDANTE Audio Networking with STM32F7 DISCO board
|
Header file of DMA2D HAL module. More...
#include "stm32f7xx_hal_def.h"
Go to the source code of this file.
Data Structures | |
struct | DMA2D_ColorTypeDef |
DMA2D color Structure definition. More... | |
struct | DMA2D_CLUTCfgTypeDef |
DMA2D CLUT Structure definition. More... | |
struct | DMA2D_InitTypeDef |
DMA2D Init structure definition. More... | |
struct | DMA2D_LayerCfgTypeDef |
DMA2D Layer structure definition. More... | |
struct | __DMA2D_HandleTypeDef |
DMA2D handle Structure definition. More... | |
Macros | |
#define | MAX_DMA2D_LAYER 2 |
#define | HAL_DMA2D_ERROR_NONE ((uint32_t)0x00000000U) |
#define | HAL_DMA2D_ERROR_TE ((uint32_t)0x00000001U) |
#define | HAL_DMA2D_ERROR_CE ((uint32_t)0x00000002U) |
#define | HAL_DMA2D_ERROR_CAE ((uint32_t)0x00000004U) |
#define | HAL_DMA2D_ERROR_TIMEOUT ((uint32_t)0x00000020U) |
#define | DMA2D_M2M ((uint32_t)0x00000000U) |
#define | DMA2D_M2M_PFC DMA2D_CR_MODE_0 |
#define | DMA2D_M2M_BLEND DMA2D_CR_MODE_1 |
#define | DMA2D_R2M DMA2D_CR_MODE |
#define | DMA2D_OUTPUT_ARGB8888 ((uint32_t)0x00000000U) |
#define | DMA2D_OUTPUT_RGB888 DMA2D_OPFCCR_CM_0 |
#define | DMA2D_OUTPUT_RGB565 DMA2D_OPFCCR_CM_1 |
#define | DMA2D_OUTPUT_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) |
#define | DMA2D_OUTPUT_ARGB4444 DMA2D_OPFCCR_CM_2 |
#define | DMA2D_INPUT_ARGB8888 ((uint32_t)0x00000000U) |
#define | DMA2D_INPUT_RGB888 ((uint32_t)0x00000001U) |
#define | DMA2D_INPUT_RGB565 ((uint32_t)0x00000002U) |
#define | DMA2D_INPUT_ARGB1555 ((uint32_t)0x00000003U) |
#define | DMA2D_INPUT_ARGB4444 ((uint32_t)0x00000004U) |
#define | DMA2D_INPUT_L8 ((uint32_t)0x00000005U) |
#define | DMA2D_INPUT_AL44 ((uint32_t)0x00000006U) |
#define | DMA2D_INPUT_AL88 ((uint32_t)0x00000007U) |
#define | DMA2D_INPUT_L4 ((uint32_t)0x00000008U) |
#define | DMA2D_INPUT_A8 ((uint32_t)0x00000009U) |
#define | DMA2D_INPUT_A4 ((uint32_t)0x0000000AU) |
#define | DMA2D_NO_MODIF_ALPHA ((uint32_t)0x00000000U) |
#define | DMA2D_REPLACE_ALPHA ((uint32_t)0x00000001U) |
#define | DMA2D_COMBINE_ALPHA ((uint32_t)0x00000002U) |
#define | DMA2D_CCM_ARGB8888 ((uint32_t)0x00000000U) |
#define | DMA2D_CCM_RGB888 ((uint32_t)0x00000001U) |
#define | DMA2D_IT_CE DMA2D_CR_CEIE |
#define | DMA2D_IT_CTC DMA2D_CR_CTCIE |
#define | DMA2D_IT_CAE DMA2D_CR_CAEIE |
#define | DMA2D_IT_TW DMA2D_CR_TWIE |
#define | DMA2D_IT_TC DMA2D_CR_TCIE |
#define | DMA2D_IT_TE DMA2D_CR_TEIE |
#define | DMA2D_FLAG_CE DMA2D_ISR_CEIF |
#define | DMA2D_FLAG_CTC DMA2D_ISR_CTCIF |
#define | DMA2D_FLAG_CAE DMA2D_ISR_CAEIF |
#define | DMA2D_FLAG_TW DMA2D_ISR_TWIF |
#define | DMA2D_FLAG_TC DMA2D_ISR_TCIF |
#define | DMA2D_FLAG_TE DMA2D_ISR_TEIF |
#define | HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort |
#define | __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET) |
Reset DMA2D handle state. More... | |
#define | __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START) |
Enable the DMA2D. More... | |
#define | __HAL_DMA2D_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) |
Get the DMA2D pending flags. More... | |
#define | __HAL_DMA2D_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__)) |
Clear the DMA2D pending flags. More... | |
#define | __HAL_DMA2D_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) |
Enable the specified DMA2D interrupts. More... | |
#define | __HAL_DMA2D_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) |
Disable the specified DMA2D interrupts. More... | |
#define | __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) |
Check whether the specified DMA2D interrupt source is enabled or not. More... | |
#define | DMA2D_LINE_WATERMARK_MAX DMA2D_LWR_LW |
#define | DMA2D_COLOR_VALUE ((uint32_t)0x000000FFU) |
#define | DMA2D_MAX_LAYER 2 |
#define | DMA2D_OFFSET DMA2D_FGOR_LO |
#define | DMA2D_PIXEL (DMA2D_NLR_PL >> 16U) |
#define | DMA2D_LINE DMA2D_NLR_NL |
#define | DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8) |
#define | IS_DMA2D_LAYER(LAYER) ((LAYER) <= DMA2D_MAX_LAYER) |
#define | IS_DMA2D_MODE(MODE) |
#define | IS_DMA2D_CMODE(MODE_ARGB) |
#define | IS_DMA2D_COLOR(COLOR) ((COLOR) <= DMA2D_COLOR_VALUE) |
#define | IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE) |
#define | IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL) |
#define | IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET) |
#define | IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) |
#define | IS_DMA2D_ALPHA_MODE(AlphaMode) |
#define | IS_DMA2D_ALPHA_INVERTED(Alpha_Inverted) |
#define | IS_DMA2D_RB_SWAP(RB_Swap) |
#define | IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888)) |
#define | IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE) |
#define | IS_DMA2D_LINEWATERMARK(LineWatermark) ((LineWatermark) <= DMA2D_LINE_WATERMARK_MAX) |
#define | IS_DMA2D_IT(IT) |
#define | IS_DMA2D_GET_FLAG(FLAG) |
Typedefs | |
typedef struct __DMA2D_HandleTypeDef | DMA2D_HandleTypeDef |
DMA2D handle Structure definition. More... | |
Enumerations | |
enum | HAL_DMA2D_StateTypeDef { HAL_DMA2D_STATE_RESET = 0x00U, HAL_DMA2D_STATE_READY = 0x01U, HAL_DMA2D_STATE_BUSY = 0x02U, HAL_DMA2D_STATE_TIMEOUT = 0x03U, HAL_DMA2D_STATE_ERROR = 0x04U, HAL_DMA2D_STATE_SUSPEND = 0x05U } |
HAL DMA2D State structures definition. More... | |
Header file of DMA2D HAL module.
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Definition in file stm32f7xx_hal_dma2d.h.