STM32F769IDiscovery  1.00
uDANTE Audio Networking with STM32F7 DISCO board
arm_sub_q15.c
Go to the documentation of this file.
1 /* ----------------------------------------------------------------------
2 * Copyright (C) 2010-2014 ARM Limited. All rights reserved.
3 *
4 * $Date: 19. March 2015
5 * $Revision: V.1.4.5
6 *
7 * Project: CMSIS DSP Library
8 * Title: arm_sub_q15.c
9 *
10 * Description: Q15 vector subtraction.
11 *
12 * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions
16 * are met:
17 * - Redistributions of source code must retain the above copyright
18 * notice, this list of conditions and the following disclaimer.
19 * - Redistributions in binary form must reproduce the above copyright
20 * notice, this list of conditions and the following disclaimer in
21 * the documentation and/or other materials provided with the
22 * distribution.
23 * - Neither the name of ARM LIMITED nor the names of its contributors
24 * may be used to endorse or promote products derived from this
25 * software without specific prior written permission.
26 *
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
30 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
31 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
32 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
33 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
34 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
36 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
37 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
38 * POSSIBILITY OF SUCH DAMAGE.
39 * -------------------------------------------------------------------- */
40 
41 #include "arm_math.h"
42 
67  q15_t * pSrcA,
68  q15_t * pSrcB,
69  q15_t * pDst,
70  uint32_t blockSize)
71 {
72  uint32_t blkCnt; /* loop counter */
73 
74 
75 #ifndef ARM_MATH_CM0_FAMILY
76 
77 /* Run the below code for Cortex-M4 and Cortex-M3 */
78  q31_t inA1, inA2;
79  q31_t inB1, inB2;
80 
81  /*loop Unrolling */
82  blkCnt = blockSize >> 2u;
83 
84  /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
85  ** a second loop below computes the remaining 1 to 3 samples. */
86  while(blkCnt > 0u)
87  {
88  /* C = A - B */
89  /* Subtract and then store the results in the destination buffer two samples at a time. */
90  inA1 = *__SIMD32(pSrcA)++;
91  inA2 = *__SIMD32(pSrcA)++;
92  inB1 = *__SIMD32(pSrcB)++;
93  inB2 = *__SIMD32(pSrcB)++;
94 
95  *__SIMD32(pDst)++ = __QSUB16(inA1, inB1);
96  *__SIMD32(pDst)++ = __QSUB16(inA2, inB2);
97 
98  /* Decrement the loop counter */
99  blkCnt--;
100  }
101 
102  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
103  ** No loop unrolling is used. */
104  blkCnt = blockSize % 0x4u;
105 
106  while(blkCnt > 0u)
107  {
108  /* C = A - B */
109  /* Subtract and then store the result in the destination buffer. */
110  *pDst++ = (q15_t) __QSUB16(*pSrcA++, *pSrcB++);
111 
112  /* Decrement the loop counter */
113  blkCnt--;
114  }
115 
116 #else
117 
118  /* Run the below code for Cortex-M0 */
119 
120  /* Initialize blkCnt with number of samples */
121  blkCnt = blockSize;
122 
123  while(blkCnt > 0u)
124  {
125  /* C = A - B */
126  /* Subtract and then store the result in the destination buffer. */
127  *pDst++ = (q15_t) __SSAT(((q31_t) * pSrcA++ - *pSrcB++), 16);
128 
129  /* Decrement the loop counter */
130  blkCnt--;
131  }
132 
133 #endif /* #ifndef ARM_MATH_CM0_FAMILY */
134 
135 
136 }
137 
void arm_sub_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
Q15 vector subtraction.
Definition: arm_sub_q15.c:66
int16_t q15_t
16-bit fractional data type in 1.15 format.
Definition: arm_math.h:392
#define __SIMD32(addr)
definition to read/write two 16 bit values.
Definition: arm_math.h:445
int32_t q31_t
32-bit fractional data type in 1.31 format.
Definition: arm_math.h:397